Principal ASIC verification Engineer

🏢 Nokia
📍 United StatesFull-timeHybrid
📅 Posted: 10mo ago
CV%
✨ AI Summary
Summary: Principal Design Engineer specializing in DSP for communication systems and analog/mixed-signal front ends for high-performance communication SoCs. You will model circuit blocks and mixed-signal IPs (e.g., high-speed ADCs/DACs, CTLE, FFE, PLLs), perform functional verification and timing analysis, and collaborate with the digital verification team to ensure robust interfaces. Requirements include a strong track record in modeling analog/mixed-signal IPs (SERDES, optical links, wireless transmission), proficiency in SystemVerilog, Verilog-AMS, and C/C++, and a relevant advanced degree with substantial experience (MS with 12+ years or PhD with 8+ years). Preferred skills include IBIS-AMI modeling, LIB generation, and Matlab knowledge, along with excellent communication and problem-solving abilities.
Required Skills
Information Technology
○C○C++○Data Modeling
Other
○MATLAB
Soft Skills & Professional Competencies
○Communication
Engineering, Construction & Trades
○Electrical Engineering○Embedded Systems
Requirements
Mandatory knowledge includes modeling analog/mixed-signal IPs (SERDES, optical links, wireless transmission), System-Verilog (WREAL), Verilog-AMS or C/C++, and CMOS analog/mixed-signal design. Preferred includes IBIS-AMI modeling, System-Verilog (WREAL), LIB generation, and strong communication skills. Education requires an MS in Electrical Engineering with 12+ years of experience or PhD with 8+ years. Responsibilities cover modeling circuit blocks and mixed-signal IPs, functional verification and timing analysis, and coordinating with the digital verification team.
Description

In an increasingly connected world, the pandemic has highlighted just how essential telecom networks are to keeping society running. The Network Infrastructure group is at the heart of a revolution to connectivity, pushing the boundaries to deliver more and faster network capacity to people worldwide through our ambition, innovation, and technical expertise​

Join Optical Networks division, where innovation meets scale in the AI-driven data center era. With the recent acquisition of Infinera, we’ve united two industry leaders to create an optical networking powerhouse—combining cutting-edge technology with proven leadership to redefine the future of connectivity.​

 

The successful candidate shall possess abundant experience in designing complex DSP for communication systems. She/he shall also have decent knowledge in analog/mixed-signal circuitry to perform the modeling and optimization of the overall high-performance front ends for communication SoCs.

 

 
✨ Premium Match Details
Deep-dive CV analysis, customized Cover Letters, and Interview prep!
📊 Match Analysis
Insights against your active CV
📊
Personalized Match Analysis
Upload your CV to see exact matching percentages, detailed skills mapping, and gap analysis for this role.
🎯 Overalli74%
⚡ Skillsi85%
View Breakdown
Ontology Match: 85.0
Matched:✓ Requirements Matching✓ Ontology Skills Mapping
📜 Eligibilityi49%
View Breakdown
Local: 19600%
🏗️ Career Fiti91%
View Breakdown
Seniority: 91.0
📋 Requirementsi67%
View Breakdown
Domain: 67.0
🔥 Motivationi78%
View Breakdown
Title Fit: 78.00